



北京大学
PEKING UNIVERSITY

人工智能的硬件基石

从物理器件到计算架构

第八讲：乱序执行机制与缓存微架构

主讲：陶耀宇

2026年春季

• 课程作业情况

- **作业将在3月底-4月中旬、4月中旬-5月初、5月中旬-6月初**

第二次作业时间：5.10-5.25

第三次作业时间：5.28-6.13

- **第1次lab时间：4月13日-5月13日**

- **第2次lab时间：5月13日-6月13日**

- **助教安排硬件Verilog/SystemVerilog编写及设计、验证全流程入门介绍，有兴趣的同学请积极参与！**

目录

CONTENTS



01. 超标量架构数据控制冲突
02. 动态发射与乱序执行设计
03. 分支处理机制与地址预测
04. 经典的MIPS架构实例分析

动态发射与乱序执行设计

• 指令动态发射算法

- **调度算法**: 根据寄存器依赖关系进行调度

• 两种基本调度算法

- Scoreboard: 无寄存器重命名 → 有限的调度灵活性
- Tomasulo: 寄存器重命名 → 更灵活, 性能更佳
- 我们着重介绍Tomasulo算法
- Scoreboard算法没有测试问题
 - 注意在特定GPU中它会被用到

• Issue


- 如果有多条指令就绪, 该选择哪一条? **Issue policy**
 - 最靠前的先执行? 安全
 - 最长延迟优先执行? 可能带来更好的性能
- **Select logic**: implements issue policy
 - 大多数芯片使用随机或优先级编码器

Tomasulo动态指令发射算法

- 指令动态发射算法
- **Tomasulo' s algorithm**
 - **预留站 Reservation stations (RS)**: 指令缓冲区
 - **通用数据总线 Common data bus (CDB)**: 将结果广播到 RS
 - **寄存器重命名 Register renaming**: 消除 WAR/WAW 数据依赖
- 首次实现: IBM 360/91 -> Modern x86 CPU -> GPU -> ASIC **仍在用!**
 - 适用于针对多计算单元的动态调度
- 我们的简单示例: “Simple Tomasulo”
 - 对一切进行动态调度, 包括加载/存储
 - 5 RS entry: 1 ALU, 1 load, 1 store, 2 FP (3-cycle, pipelined)

Tomasulo动态指令发射算法

• Tomasulo算法的基础结构



- Insn fields and status bits
- **Tags**
- Values

- Reservation Stations (RS#)
 - **FU, busy, op, R**: destination register name
 - **T**: destination register tag (RS# of this RS)
 - **T1, T2**: source register tags (RS# of RS that will produce value)
 - **V1, V2**: source register values
- Rename Table/Map Table/RAT
 - **T**: tag (RS#) that will write this register
- Common Data Bus (CDB)
 - Broadcasts $\langle RS\#, value \rangle$ of completed insns
- Tags interpreted as ready-bits++
 - $T=0 \rightarrow$ Value is ready somewhere
 - $T \neq 0 \rightarrow$ Value is not ready, wait until CDB broadcasts T

Tomasulo动态指令发射算法

• Tomasulo算法的基础结构

• Reservation Stations (RS#)

- **R**: 目标寄存器名称, Busy: 表明RS是否空闲, Op: 存储指令操作类型
- **T**: 目标寄存器标签 (RS# of this RS)
- **T1, T2**: 源寄存器标签 (RS# of RS that will produce value)
- **V1, V2**: 源寄存器值

• Rename Table/Map Table/RAT

- **T**: 将重命名该寄存器的标签 (RS#)

• Common Data Bus (CDB)

- 广播已完成指令的 $\langle \text{RS}\#, \text{value} \rangle$

• Tags interpreted as ready-bits++

- $T=0 \rightarrow$ 价值在某处已经准备好
- $T \neq 0 \rightarrow$ 值尚未准备好, 等待 CDB 广播 T

- Tomasulo算法的新增步骤

- 新的流水线结构: F, **D**, **S**, X, **W**

- **D (dispatch)**

- **Structural** hazard ? **stall** : 分配RS空间

- **S (issue)**

- **RAW** hazard ? **wait** (monitor CDB) : go to execute


- **W (writeback)**

- 写入寄存器 (sometimes...), 释放RS空间
 - W与具有RAW依赖的S在同一周期完成
 - W与具有结构依赖的D在同一周期完成

Tomasulo动态指令发射算法

• Tomasulo算法步骤

Tomasulo Dispatch (D)




• RS结构冲突可能带来的Stall

- 分配 RS 空间
- 输入寄存器准备好了吗? 将值读入RS: 将标签读入RS
- 将输出寄存器重命名为 RS# (代表唯一值的“名称”)

Tomasulo动态指令发射算法

- Tomasulo算法步骤

Tomasulo Issue (S)




- 因RAW冲突而等待
- 从RS读取寄存器值

Tomasulo动态指令发射算法

- Tomasulo算法步骤


Tomasulo Execute (X)



Tomasulo动态指令发射算法

• Tomasulo算法步骤

Tomasulo Writeback (W)




- 因CDB结构冲突而等待
 - 如果RAT 重命名仍然匹配? 清除映射, 将结果写入regfile
 - CDB 广播到 RS: 标签匹配? 清除标签, 复制值
 - 清除RS中相应存储

Tomasulo动态指令发射算法

- Tomasulo算法步骤

Tomasulo Register Renaming



- Tomasulo 的寄存器重命名中做了什么？
 - RS 中的值复制 (V1、V2)
 - Insn 在其自己的 RS 位置中存储正确的输入值
 - + Future insns can overwrite master copy in regfile, doesn' t matter

Tomasulo动态指令发射算法

- Value-based / Copy-based Register Renaming

- Tomasulo-style register renaming

- Called “**value-based**” or “**copy-based**”

- **Names:** 架构寄存器

- **存储位置: 寄存器堆或RS**

- 值可以并确实存储在两者之中

- **寄存器堆保存主 (即最新) 值**

- + **RS 副本消除了 WAR 危险**

- RS的标签表明了存储位置

- **Register table 将名称转换为标签**

- Tag == 0 的值位于寄存器文件中


- Tag != 0 的值尚未准备好, 正在由 RS# 计算

- CDB 广播带有标签的值

- 所以指令知道他们正在寻找什么值

Tomasulo动态指令发射算法

• Tomasulo动态指令发射架构示意图



• RS:

• 状态信息

- R: 目标寄存器
- op: 操作数 (加法等)

• 标签

- T1、T2: 源操作数标签

• 值

- V1、V2: 源操作数值

• 映射表 (又称 RAT: 寄存器别名表)

- 将寄存器映射到标签

• 寄存器堆 (又叫ARF: 架构寄存器堆)

- 如果 RS 中没有值, 则保留寄存器的值

Tomasulo动态指令发射算法

• Tomasulo动态指令发射实例

Insn Status				
Insn	D	S	X	W
ldf X(r1), f1				
mulf f0, f1, f2				
stf f2, Z(r1)				
addi r1, 4, r1				
ldf X(r1), f1				
mulf f0, f1, f2				
stf f2, Z(r1)				

Map Table	
Reg	T
f0	
f1	
f2	
r1	

CDB	
T	V

Reservation Stations								
T	FU	busy	op	R	T1	T2	V1	V2
1	ALU	no						
2	LD	no						
3	ST	no						
4	FP1	no						
5	FP2	no						

Tomasulo动态指令发射算法

• Tomasulo动态指令发射实例

Insn Status				
Insn	D	S	X	W
ldf X(r1), f1	c1			
mulf f0, f1, f2				
stf f2, Z(r1)				
addi r1, 4, r1				
ldf X(r1), f1				
mulf f0, f1, f2				
stf f2, Z(r1)				

Map Table	
Reg	T
f0	
f1	RS#2
f2	
r1	

CDB	
T	V

Tomasulo:

Cycle 1

Reservation Stations								
T	FU	busy	op	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	ldf	f1	-	-	-	[r1] allocate
3	ST	no						
4	FP1	no						
5	FP2	no						

Tomasulo动态指令发射算法

• Tomasulo动态指令发射实例

Insn Status				
Insn	D	S	X	W
ldf X(r1), f1	c1	c2		
mulf f0, f1, f2	c2			
stf f2, Z(r1)				
addi r1, 4, r1				
ldf X(r1), f1				
mulf f0, f1, f2				
stf f2, Z(r1)				

Map Table	
Reg	T
f0	
f1	RS#2
f2	RS#4
r1	

CDB	
T	V

Tomasulo:

Cycle 2

Reservation Stations								
T	FU	busy	op	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	ldf	f1	-	-	-	[r1]
3	ST	no						
4	FP1	yes	mulf	f2	-	RS#2	[f0]	-
5	FP2	no						

allocate

Tomasulo动态指令发射算法

• Tomasulo动态指令发射实例

Insn Status				
Insn	D	S	X	W
ldf X(r1), f1	c1	c2	c3	
mulf f0, f1, f2	c2			
stf f2, Z(r1)	c3			
addi r1, 4, r1				
ldf X(r1), f1				
mulf f0, f1, f2				
stf f2, Z(r1)				

Map Table	
Reg	T
f0	
f1	RS#2
f2	RS#4
r1	

CDB	
T	V

Tomasulo:

Cycle 3

Reservation Stations								
T	FU	busy	op	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	ldf	f1	-	-	-	[r1]
3	ST	yes	stf	-	RS#4	-	-	[r1]
4	FP1	yes	mulf	f2	-	RS#2	[f0]	-
5	FP2	no						

allocate

等待 insn #1的结果

Tomasulo动态指令发射算法

• Tomasulo动态指令发射实例

Tomasulo:
Cycle 4

Insn Status				
Insn	D	S	X	W
ldf X(r1), f1	c1	c2	c3	c4
mulf f0, f1, f2	c2	c4		
stf f2, Z(r1)	c3			
addi r1, 4, r1	c4			
ldf X(r1), f1				
mulf f0, f1, f2				
stf f2, Z(r1)				

Map Table	
Reg	T
f0	
f1	RS#2
f2	RS#4
r1	RS#1

CDB	
T	V
RS#2	[f1]

Reservation Stations								
T	FU	busy	op	R	T1	T2	V1	V2
1	ALU	yes	addi	r1	-	-	[r1]	-
2	LD	no						
3	ST	yes	stf	-	RS#4	-	-	[r1]
4	FP1	yes	mulf	f2	-	RS#2	[f0]	CDB.V
5	FP2	no						

Ldf指令完成(W)
通过CDB广播f1的寄存状态

allocate
free

RS#2 ready →
获取CDB的值

Tomasulo动态指令发射算法

• Tomasulo动态指令发射实例

Insn Status				
Insn	D	S	X	W
ldf X(r1), f1	c1	c2	c3	c4
mulf f0, f1, f2	c2	c4	c5	
stf f2, Z(r1)	c3			
addi r1, 4, r1	c4	c5		
ldf X(r1), f1	c5			
mulf f0, f1, f2				
stf f2, Z(r1)				

Map Table	
Reg	T
f0	
f1	RS#2
f2	RS#4
r1	RS#1

CDB	
T	V

Tomasulo:

Cycle 5

Reservation Stations								
T	FU	busy	op	R	T1	T2	V1	V2
1	ALU	yes	addi	r1	-	-	[r1]	-
2	LD	yes	ldf	f1	-	RS#1	-	-
3	ST	yes	stf	-	RS#4	-	-	[r1]
4	FP1	yes	mulf	f2	-	-	[f0]	[f1]
5	FP2	no						

allocate

Tomasulo动态指令发射算法

• Tomasulo动态指令发射实例

假设 `multf` 需要3个cycle完成

Insn Status				
Insn	D	S	X	W
<code>ldf X(r1), f1</code>	c1	c2	c3	c4
<code>multf f0, f1, f2</code>	c2	c4	c5+	
<code>stf f2, Z(r1)</code>	c3			
<code>addi r1, 4, r1</code>	c4	c5	c6	
<code>ldf X(r1), f1</code>	c5			
<code>multf f0, f1, f2</code>	c6			
<code>stf f2, Z(r1)</code>				

Map Table	
Reg	T
f0	
f1	
f2	RS#4RS#5
r1	RS#1

CDB	
T	V

Tomasulo:

Cycle 6

针对WAW不需要D处stall: scoreboard将覆盖f2的寄存状态, 如果需要旧f2值可以从tag获取

Reservation Stations								
T	FU	busy	op	R	T1	T2	V1	V2
1	ALU	yes	addi	r1	-	-	[r1]	-
2	LD	yes	ldf	f1	-	RS#1	-	-
3	ST	yes	stf	-	RS#4	-	-	[r1]
4	FP1	yes	multf	f2	-	-	[f0]	[f1]
5	FP2	yes	multf	f2	-	RS#2	[f0]	-

allocate

Tomasulo动态指令发射算法

• Tomasulo动态指令发射实例

假设 `multf` 需要3个cycle完成

Insn Status				
Insn	D	S	X	W
<code>ldf X(r1), f1</code>	c1	c2	c3	c4
<code>multf f0, f1, f2</code>	c2	c4	c5+	
<code>stf f2, Z(r1)</code>	c3			
<code>addi r1, 4, r1</code>	c4	c5	c6	c7
<code>ldf X(r1), f1</code>	c5	c7		
<code>multf f0, f1, f2</code>	c6			
<code>stf f2, Z(r1)</code>				

Map Table	
Reg	T
f0	
f1	RS#2
f2	RS#5
r1	RS#1

CDB	
T	V
RS#1	[r1]

Tomasulo:

Cycle 7

针对WAR不需要W处stall: scoreboard将覆盖r1的寄存状态, 如果需要旧r1值 可以从RS副本获取
D stall on store RS: 结构冲突

Reservation Stations								
T	FU	busy	op	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	<code>ldf</code>	f1	-	RS#1	-	CDB.V
3	ST	yes	<code>stf</code>	-	RS#4	-	-	[r1]
4	FP1	yes	<code>multf</code>	f2	-	-	[f0]	[f1]
5	FP2	yes	<code>multf</code>	f2	-	RS#2	[f0]	-

addi 完成 (W)
将r1寄存状态通过
CDB广播

RS#1 ready →
获取CDB的值

Tomasulo动态指令发射算法

• Tomasulo动态指令发射实例

假设 `mul f` 需要3个cycle完成

Insn Status				
Insn	D	S	X	W
<code>ldf X(r1), f1</code>	c1	c2	c3	c4
<code>mul f f0, f1, f2</code>	c2	c4	c5+	c8
<code>stf f2, Z(r1)</code>	c3	c8		
<code>addi r1, 4, r1</code>	c4	c5	c6	c7
<code>ldf X(r1), f1</code>	c5	c7	c8	
<code>mul f f0, f1, f2</code>	c6			
<code>stf f2, Z(r1)</code>				

Map Table	
Reg	T
f0	
f1	RS#2
f2	RS#5
r1	

CDB	
T	V
RS#4	[f2]

Tomasulo:

Cycle 8

mul f finished (W)

不要刷新f2的寄存状态

已经被第二个mul f指令覆盖了(RS#5)

CDB 广播f2

Reservation Stations								
T	FU	busy	op	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	<code>ldf</code>	f1	-	-	-	[r1]
3	ST	yes	<code>stf</code>	-	RS#4	-	CDB.V	[r1]
4	FP1	no						
5	FP2	yes	<code>mul f</code>	f2	-	RS#2	[f0]	-

**RS#4 ready →
grab CDB value**

Tomasulo动态指令发射算法

• Tomasulo动态指令发射实例

假设 **multf** 需要3个cycle完成

Insn Status				
Insn	D	S	X	W
ldf X(r1), f1	c1	c2	c3	c4
multf f0, f1, f2	c2	c4	c5+	c8
stf f2, Z(r1)	c3	c8	c9	
addi r1, 4, r1	c4	c5	c6	c7
ldf X(r1), f1	c5	c7	c8	c9
multf f0, f1, f2	c6	c9		
stf f2, Z(r1)				

Map Table	
Reg	T
f0	
f1	RS#2
f2	RS#5
r1	

CDB	
T	V
RS#2	[f1]

Tomasulo:

Cycle 9

2nd ldf finished (W)
刷新 f1 寄存器状态
CDB broadcast

Reservation Stations								
T	FU	busy	op	R	T1	T2	V1	V2
1	ALU	no						
2	LD	no						
3	ST	yes	stf	-	-	-	[f2]	[r1]
4	FP1	no						
5	FP2	yes	multf	f2	-	RS#2	[f0]	CDB.V

RS#2 ready →
grab CDB value

Tomasulo动态指令发射算法

• Tomasulo动态指令发射实例

假设 **multf** 需要3个cycle完成

Insn Status				
Insn	D	S	X	W
ldf X(r1), f1	c1	c2	c3	c4
multf f0, f1, f2	c2	c4	c5+	c8
stf f2, Z(r1)	c3	c8	c9	c10
addi r1, 4, r1	c4	c5	c6	c7
ldf X(r1), f1	c5	c7	c8	c9
multf f0, f1, f2	c6	c9	c10	
stf f2, Z(r1)	c10			

Map Table	
Reg	T
f0	
f1	
f2	RS#5
r1	

CDB	
T	V

Tomasulo:

Cycle 10

stf finished (W)

map table中没有输出寄存器→不通过CDB广播

Reservation Stations								
T	FU	busy	op	R	T1	T2	V1	V2
1	ALU	no						
2	LD	no						
3	ST	yes	stf	-	RS#5	-	-	[r1]
4	FP1	no						
5	FP2	yes	multf	f2	-	-	[f0]	[f1]

free → allocate

超标量+动态指令发射

• Tomasulo动态指令发射实例

• 动态调度和多发射是正交的

- 例如, Pentium4: 动态调度的5路超标量
- 两个维度
 - **N**: 超标量宽度 (并行操作的数量)
 - **W**: 窗口大小 (保留站的数量)

• What do we need for an **N**-by-**W** Tomasulo?

- RS: **N** tag/value w-ports (D), **N** value r-ports (S), **2N** tag CAMs (W)
- 选择逻辑: **W**→**N** 优先级编码器(S)
- MT: **2N** r-ports (D), **N** w-ports (D)
- RF: **2N** r-ports (D), **N** w-ports (W)
- CDB: **N** (W)
- Which are the expensive pieces?

超标量+动态指令发射

• Tomasulo动态指令发射实例

- 超标量选择逻辑: $W \rightarrow N$ 优先编码器

- 有点复杂 ($N^2 \log W$)

- 可以简化使用不同的 RS 设计

- **split设计**

- 除以 RS存入 N 个bank: 每个 FU 存入 1 个?

- 实施 N 个单独的 $W/N \rightarrow 1$ 编码器

- + 更简单: $N * \log W / N$

- 调度灵活性较低

- **FIFO design**

- 只能发射每个 RS bank的head

- + 更简单: 根本没有选择逻辑

- 时间安排灵活性较低 (但出乎意料的不算太糟糕)

目录

CONTENTS



- 01. 超标量架构数据控制冲突**
- 02. 动态发射与乱序执行设计**
- 03. 分支处理机制与地址预测**
- 04. 经典的MIPS架构实例分析**

- Tomasulo动态发射的潜在问题

- When can Tomasulo go wrong?

- 分支

- 如果分支在较新的指令（分支之后出现）完成后会发生怎样

- Exceptions!!

- 无法确定 RS 中指令的相对顺序
 - **我们需要一种预测分支结果的机制**
 - **我们需要一种机制来确保按顺序完成**

主讲：陶耀宇、李萌

- 包括方向预测、地址预测与恢复机制

- **方向预测器**

- 对于条件分支
 - **预测分支是否会被执行**
- 例子:
 - 总是被采取; 向后被采取

- **地址预测器**

- 预测目标地址 (预计需要时使用)
- 示例:
 - **BTB; Return Address Stack; Precomputed Branch**


- **恢复逻辑**

分支预测

- 方向预测 – 基于历史的简单状态机FSM


- 1 位历史记录 (方向预测器)

- 记住分支的最后方向



How big is the table?

- 2 位历史记录 (方向预测器)



How big is the Table?

- 方向预测 – 基于历史的简单状态机FSM

- **约 80% 的分支要么大量被采用，要么大量未被采用**
- 对于剩下的 20%，我们需要查看参考模式，看看是否可以使用更复杂的预测器进行预测
- Example: gcc has a branch that flips each time


T(1) NT(0) 10

Using History Patterns

分支预测

- 方向预测 – 基于历史的简单状态机FSM


Local history



Using History Patterns

分支预测

- 方向预测 – 基于历史的简单状态机FSM




在下次执行此
分支指令，分支
历史表是01010101，
指向不同的模式

What is the accuracy of a flip/flop branch 0101010101010...?

Using History Patterns

- 方向预测 – 基于历史的简单状态机FSM

Global history




```
if (aa == 2)
    aa = 0;
if (bb == 2)
    bb = 0;
if (aa != bb) { ...
```

How can branches interfere with each other?

Using History Patterns

- 方向预测 – 基于历史的简单状态机FSM

Hybrid predictors



如何选择使用哪个预测因子?
如何更新各种预测器/选择器

Using History Patterns

- 地址预测 – Branch Target Buffer

- 按当前 PC 索引的 BTB
 - 如果条目位于 BTB 中，则下一步获取目标地址
- 通常设置关联 (作为 FA 太慢)
- 通常由分支预测器限定

Branch PC	Target address
0x05360AF0	0x05360000
...	...
...	...
...	...
...	...
...	...

- 对于顺序多级流水线比较简单，对乱序执行需要额外的机制

Tamosulo

顺序多级流水线

- Squash 并使用正确的地址重新启动获取
 - 只需确保尚未有任何指令使用其状态。
- 在我们的 5 级管道中，状态仅在 MEM（用于存储）和 WB（用于寄存器）期间提交完成

- 恢复似乎真的很难

- 如果在我们发现分支错误之前分支后的指令已经完成，该怎么办？

- 这是有可能发生的。想象一下

$R1 = \text{MEM}[R2 + 0]$

$\text{BEQ } R1, R3 \text{ DONE} \leftarrow \text{Predicted not taken}$

$R4 = R5 + R6$

- 因此，我们不能对分支进行猜测，也不能让任何东西通过分支

- 这实际上是同一件事。

- 分支成为顺序执行指令。

- 请注意，一旦分支解决，就可以在分支之前和之后执行一些操作。

MIPS R10K: 超标量+动态指令发射

- Adding a Reorder Buffer, aka ROB

- 为什么需要 Reorder Buffer

- ROB 是一个顺序放置指令的队列.

- **指示按顺序完成**

- **指示仍然无序执行**

- 还是用RS

- **同时向RS和ROB发出指令**

- 重命名为 ROB 条目, 而不是 RS。

- 什么时候执行完成指令离开 RS

- 仅当程序顺序中该指令之前的所有指令都完成后, 该指令才会退出


目录

CONTENTS



01. 动态发射与乱序执行设计
02. 分支处理机制与地址预测
03. 经典的MIPS架构实例分析
04. 多级缓存微架构与一致性

- 当前芯片架构中的缓存层级



缓存Cache设计中的局部性

- 局部性原理 – 时间局部性与空间局部性

- 局部性原理:

- 程序倾向于重复使用最近使用过的数据和指令。
- 时间局部性: 最近引用的项目很可能在不久的将来被引用。
- 空间局部性: 地址相近的物品往往会在时间上被紧密引用。

示例中的局部性:

- 数据
 - 连续引用数组元素 (空间)
- 指令
 - 按顺序 (空间) 引用指令
 - 反复循环 (时间)

```
sum = 0;
for (i = 0; i < n; i++)
    sum += a[i];
*v = sum;
```

缓存Cache的基本思路

- 加快访存速度

- **Main Memory**


- Stores words
A-Z in example

- **Cache**

- Stores subset of the words
4 in example
- Organized in lines
 - Multiple words
 - To exploit spatial locality

- **Access**

- Word must be in cache for processor to access




缓存Cache的基本思路

• Cache的抽象模型

Keep recently accessed block in “block frame”

- state (e.g., valid)
- address tag
- data



On memory read

- if incoming address corresponds to one of the stored address tag then
 - **HIT**
 - return data
- else
 - **MISS**
 - Choose and displace a current block in use
 - fetch new (referenced) block from memory into frame
 - return data

缓存Cache的基本思路

- Cache使用术语




- **block (cache line)** — minimum unit that may be present
- **hit** — block is found in the cache
- **miss** — block is not found in the cache
- **miss ratio** — fraction of references that miss
- **hit time** — time to access the cache miss penalty
- **miss penalty**
 - time to replace block in the cache + deliver to upper level
 - access time — time to get first word
 - transfer time — time for remaining words

缓存Cache的基本思路

• Cache Block Placement

Where does block 12 (b'1100) go?

北京



构

Fully-associative
block goes in any frame

Set-associative
a block goes in any
frame in exactly one set

Direct-mapped
block goes in exactly
one frame

(think all frames in 1
set)


(frames grouped into
sets)

(think 1 frame per
set)



Cache Block Size的概念


- Each cache block frame or (cache line) has only one tag but can hold multiple “chunks” of data
 - **Reduce tag storage overhead**
 - In 32-bit addressing, an 1-MB direct-mapped cache has 12 bits of tags
 - 4-byte cache block \Rightarrow 256K blocks \Rightarrow ~384KB of tag
 - 128-byte cache block \Rightarrow 8K blocks \Rightarrow ~12KB of tag
 - **The entire cache block is transferred to and from memory all at once**
 - good for spatial locality because if you access address i you will probably want $i+1$ as well (prefetching effect)
 - Block size = 2^b ; Direct Mapped Cache Size = $2^{(B+b)}$



Direct-Mapped Cache设计

Address
01101

Cache				
V	d	tag	data	
0				
0				
0				
0				



Memory		
00000	78	23
00010	29	218
00100	120	10
00110	123	44
01000	71	16
01010	150	141
01100	162	28
01110	173	214
10000	18	33
10010	21	98
10100	33	181
10110	28	129
11000	19	119
11010	200	42
11100	210	66
11110	225	74


3-C's

- Compulsory Miss: first reference to memory block
- Capacity Miss: Working set doesn't fit in cache
- Conflict Miss: Working set maps to same cache line

Direct-Mapped Cache设计


北京

结构



Don't forget to check the valid/state bits


Fully-Associative Cache设计



主讲：陶耀宇、李萌

没有block index

N-Way Set Associative Cache设计



$$\text{Cache Size} = N \times 2^{B+b}$$

N-Way Set Associative Cache设计

• Associative Block Replacement

- Which block in a set to replace on a miss?
 - Ideally — replace the block that “will” be accessed the furthest in the future
 - How do you implement it?
- Approximations:
 - **Least recently used — LRU**
 - optimized (assume) for temporal locality (expensive for more than 2-way)
 - **Not most recently used — NMRU**
 - track MRU, random select from others, good compromise
 - **Random**
 - **nearly as good as LRU, simpler (usually pseudo-random)**
 - How much can block replacement policy matter?

Cache Miss种类

- Miss Classification (3+1 C' s)
 - **Compulsory Miss**
 - **“cold miss” on first access to a block**
 - —defined as: miss in infinite cache
 - **Capacity Miss**
 - **misses occur because cache not large enough** —
defined as: miss in fully-associative cache
 - **Conflict Miss**
 - **misses occur because of restrictive mapping strategy**
 - only in set-associative or direct-mapped cache
 - —defined as: not attributable to compulsory or capacity
 - **Coherence Miss**
 - **misses occur because of sharing among multiprocessors**

Cache参数的选择

- Cache Size (C)

- **Cache size is the total data (not including tag) capacity**


- bigger can exploit temporal locality better
- not ALWAYS better

- **Too large a cache**

- smaller is faster => bigger is slower
- access time may degrade critical path

- **Too small a cache**

- don't exploit temporal locality well
- useful data constantly replaced



- **Block Size (b)**

- **Block size is the data that is**


- associated with an address tag
- not necessarily the unit of transfer between hierarchies (remember sub-blocking)

- **Too small blocks**

- don't exploit spatial locality well
- have inordinate tag overhead


- **Too large blocks**

- useless data transferred
- useful data permanently replaced
- —too few total # blocks



Cache参数的选择

- Associativity (a)
 - Partition cache frames into
 - equivalence classes of frames called sets
 - Typical values for associativity
 - 1, 2-, 4-, 8-way associative
 - Larger associativity
 - lower miss rate less variation among programs
 - only important for small “ C/b ”
 - Smaller associativity
 - lower cost, faster hit time



Cache设计选择的影响

- Cache写入和Miss处理策略
- Write Policy: How to deal with write misses?
 - Write-through / no-allocate
 - update memory on each write
 - keeps memory up-to-date
 - Write-back / write-allocate
 - update memory only on block replacement
 - Many cache lines are only read and never written to
 - add “dirty” bit to status word
 - originally cleared after replacement
 - set when a block frame is written to
 - only write back a dirty block, and “drop” clean blocks w/o memory update

2-Way Set Associative Cache设计

Address

01101

Cache				
V	d	tag	data	
0				
0				
0				
0				

→ Block Offset (unchanged)

→ 1-bit Set Index

→ Larger (3-bit) Tag


Impact on the 3C's?

Memory

00000	78	23
00010	29	218
00100	120	10
00110	123	44
01000	71	16
01010	150	141
01100	162	28
01110	173	214
10000	18	33
10010	21	98
10100	33	181
10110	28	129
11000	19	119
11010	200	42
11100	210	66
11110	225	74

2-Way Set Associative Cache实例


- Write-back & Write-allocate



R0	
R1	
R2	
R3	


2-Way Set Associative Cache实例

- Write-back & Write-allocate




2-Way Set Associative Cache实例

- Write-back & Write-allocate




2-Way Set Associative Cache实例

- Write-back & Write-allocate




2-Way Set Associative Cache实例

- Write-back & Write-allocate




2-Way Set Associative Cache实例

- Write-back & Write-allocate




2-Way Set Associative Cache实例

- Write-back & Write-allocate




2-Way Set Associative Cache实例

- Write-back & Write-allocate




2-Way Set Associative Cache实例

- Write-back & Write-allocate




2-Way Set Associative Cache实例

- Write-back & Write-allocate




2-Way Set Associative Cache实例

- Write-back & Write-allocate




2-Way Set Associative Cache实例

- Write-back & Write-allocate




2-Way Set Associative Cache实例

- Write-back & Write-allocate



2-Way Set Associative Cache实例

- Write-back & Write-allocate



- Cache地址的比特分区映射

For a 32-bit address and 16KB cache with 64-byte blocks, show the breakdown of the address for the following cache configuration:

A) fully associative cache

Block Offset = 6 bits
Tag = 32 - 6 = 26 bits

C) Direct-mapped cache

Block Offset = 6 bits
#lines = 256 Line Index = 8 bits
Tag = 32 - 6 - 8 = 18 bits

B) 4-way set associative cache

Block Offset = 6 bits
#sets = #lines / ways = 64
Set Index = 6 bits
Tag = 32 - 6 - 6 = 20 bits

- Cache Access时间分析

- $T_{avg} = T_{hit} + miss_ratio \times T_{miss}$

- comparable DM and SA caches with same T_{miss}

- but, associativity that minimizes T_{avg} often smaller than associativity that minimizes $miss_ratio$

$$diff(t_{cache}) = t_{cache}(SA) - t_{cache}(DM) \geq 0$$

$$diff(miss) = miss(SA) - miss(DM) \leq 0$$

e.g.,

assuming $diff(t_{cache}) = 0 \Rightarrow SA$ better

assuming $diff(miss) = -1\%$, $t_{miss} = 20$

\Rightarrow if $diff(t_{cache}) > 0.2$ cycle then SA loses